void-packages/srcpkgs/yosys/template
Piotr Wójcik 86fa545965 yosys: fix cross
[ci skip]
2019-02-20 11:45:17 -03:00

21 lines
722 B
Bash

# Template file for 'yosys'
pkgname=yosys
version=0.8
revision=1
wrksrc=${pkgname}-${pkgname}-${version}
build_style=gnu-makefile
make_use_env=yes
hostmakedepends="python3 bison flex pkg-config clang git tcl"
makedepends="tcl-devel readline-devel libffi-devel"
depends="graphviz xdot"
short_desc="Verilog RTL Synthesis Suite"
maintainer="Jasper Chan <jasperchan515@gmail.com>"
license="GPL-3.0-or-later"
homepage="http://www.clifford.at/yosys/about.html"
distfiles="https://github.com/cliffordwolf/yosys/archive/yosys-${version}.tar.gz"
checksum=07760fe732003585b26d97f9e02bcddf242ff7fc33dbd415446ac7c70e85c66f
pre_build() {
vsed -e "s,CXX = gcc,CXX = ${CC}," -e "s,LD = gcc, LD = ${CC}," -i Makefile
make config-gcc
}